

CPU Datapaths 3: Intro to Pipelining

CS 154: Computer Architecture Lecture #13 Winter 2020

Ziad Matni, Ph.D. Dept. of Computer Science, UCSB

Administrative

- Talk next week must attend
 - Tuesday at 5:00 PM

Lecture Outline

- Full Single-Cycle Datapaths
- Pipelining

The Main Control Unit

• Control signals derived (i.e. decoded) from instruction



Full Datapath showing 7 Control Signals



One Control Unit to Set them All...

my precious



6

One Control Unit to Set them All...

my precious



7









R-Type Instruction



Load Instruction



Branch-on-Equal Instruction



Reminder: Implementing Jumps



- Jump uses word address
 - Update PC with concatenation of 4 MS bits of old PC, 26-bit jump address, and 00 at the end
- Need an extra control signal decoded from opcode
- Need to implement a couple of other logic blocks...

Jump Instruction



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Goes:

Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file

- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We can/will improve performance by pipelining

Pipelining Analogy

• Pipelined laundry: overlapping execution

• An example of how parallelism improves performance



- 4 loads speeded up:
- From 8 hrs to 3.5 hrs
- Speed-up factor: 2.3

But for infinite loads:

Speed-up factor ≈ 4
 = number of stages

Pipelining Analogy

• Pipelined laundry: overlapping execution

• An example of how parallelism improves throughput performance



MIPS Pipeline

Five stages, one step per stage

- **1. IF**: Instruction fetch from memory
- **2. ID**: Instruction decode & register read
- **3. EX**: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Comparison of Per-Instruction Time



- In the previous example, per-instruction improvement was 4x
 - 800 ps to 200 ps
- But total execution time went from 2400 ps to 1400 ps (~1.7x imp.)
- That's because we're only looking at 3 instructions...
- What if we looked at 1,000,003 instructions?
 - Total execution time = **1,000,000 x 200 ps** + 1400 ps = 200,001,400 ps
 - In non-pipelined, total time = **1,000,000 x 800 ps** + 2400 ps = 800,002,400 ps
 - Improvement = 800,002,400 ps ≈ 4.00 200,001,400 ps

About Pipeline Speedup

- If all stages are balanced, i.e. all take the same time
 - Time between instructions (pipelined)
 = Time between instructions (non-pipelined) / # of stages
- If not balanced, speedup will be less
- Speedup is due to *increased throughput*, but *instruction latency* does not change

MIPS vs Others' Pipelining

MIPS (and RISC-types in general) simplification advantages:

- All instructions are the same length (32 bits)
- x86 has variable length instructions (8 bits to 120 bits)
- MIPS has only 3 instruction formats (R, I, J) rs fields all in the same place
- x86 requires extra pipelines b/c they don't
- Memory ops only appear in load/store
- x86 requires extra pipelines b/c they don't

YOUR TO-DOs for the Week

•Lab 6 due soon...

